32 lines
1.5 KiB
Systemverilog
32 lines
1.5 KiB
Systemverilog
// ----------------------------------------------------------------------
|
|
// Tesbench defines
|
|
// ----------------------------------------------------------------------
|
|
// List of AXI parameters used in this testbench
|
|
`define ADDR_WIDTH 32
|
|
// `define ARSNOOP_WIDTH 1
|
|
// `define AWCMO_WIDTH 1
|
|
// `define AWSNOOP_WIDTH 1
|
|
// `define BRESP_WIDTH 1
|
|
`define CEIL_DATA_WIDTH_DIV_128 1
|
|
`define CEIL_DATA_WIDTH_DIV_128_TMS_4 4
|
|
`define CEIL_DATA_WIDTH_DIV_64 1
|
|
`define DATA_WIDTH 64
|
|
`define DATA_WIDTH_DIV_8 8
|
|
// `define ID_R_WIDTH 1
|
|
// `define ID_W_WIDTH 1
|
|
// `define LOOP_R_WIDTH 1
|
|
// `define LOOP_W_WIDTH 1
|
|
// `define MECID_WIDTH 1
|
|
// `define MPAM_WIDTH 1
|
|
// `define RCHUNKNUM_WIDTH 1
|
|
// `define RCHUNKSTRB_WIDTH 1
|
|
// `define RRESP_WIDTH 1
|
|
// `define SECSID_WIDTH 1
|
|
// `define SID_WIDTH 1
|
|
// `define SSID_WIDTH 1
|
|
// `define SUBSYSID_WIDTH 1
|
|
// `define SUM_USER_DATA_WIDTH_USER_RESP_WIDTH 1
|
|
// `define USER_DATA_WIDTH 1
|
|
// `define USER_REQ_WIDTH 1
|
|
// `define USER_RESP_WIDTH 1
|