asolkar/sample_uvm_tb
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Initial README

Browse Source
This commit is contained in:
Mahesh Asolkar 2024-12-26 22:31:55 -08:00
parent 3a0c88205d
commit 2554b62873
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
README.md Normal file
View File

@ -0,0 +1,5 @@
# Sample UVM testbench
This is a simple testbench using UVM framework.
`Makefile` uses the Verilator simulator to build and run the testbench.