Sample UVM testbench

This is a simple testbench using UVM framework.

Makefile uses the Verilator simulator to build and run the testbench.