Initial README

2024-12-26 22:31:55 -08:00
parent 3a0c88205d
commit 2554b62873
1 changed files with 5 additions and 0 deletions
@@ -0,0 +1,5 @@
+# Sample UVM testbench
+
+This is a simple testbench using UVM framework.
+
+`Makefile` uses the Verilator simulator to build and run the testbench.