sample_uvm_tb/README.md
2024-12-26 22:31:55 -08:00

6 lines
145 B
Markdown

# Sample UVM testbench
This is a simple testbench using UVM framework.
`Makefile` uses the Verilator simulator to build and run the testbench.